<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE ArticleSet PUBLIC "-//NLM//DTD PubMed 2.7//EN" "https://dtd.nlm.nih.gov/ncbi/pubmed/in/PubMed.dtd">
<ArticleSet>
		<Article>
		<Journal>
			<PublisherName>Majlesi Journal of Electrical Engineering</PublisherName>
			<JournalTitle>New Multiply-Accumulate Circuits Based on Variable Latency Speculative Architectures with Asynchronous Data Paths</JournalTitle>
			<Issn></Issn>
			<Volume>Volume 16 (2022)</Volume>
			<Issue>Issue 2, June 2022</Issue>
			<PubDate PubStatus="epublish">
                <Year>2024</Year>
                <Month>02</Month>
                <Day>11</Day>
			</PubDate>
		</Journal>
		<ArticleTitle>New Multiply-Accumulate Circuits Based on Variable Latency Speculative Architectures with Asynchronous Data Paths</ArticleTitle>
		<VernacularTitle></VernacularTitle>
		<FirstPage></FirstPage>
		<LastPage></LastPage>
		<ELocationID EIdType="doi">10.30486/mjee.2022.696494</ELocationID>
		<Language>EN</Language>
		<AuthorList>
            			<Author>
                				<FirstName>Hoda</FirstName>
				<LastName>Ghabeli</LastName>
				<Affiliation>Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran.</Affiliation>
				<Identifier Source="ORCID"></Identifier>
			</Author>
            			<Author>
                				<FirstName>Amir</FirstName>
				<LastName>Sabbagh</LastName>
				<Affiliation>Department of Computer Engineering, Kerman Branch, Islamic Azad University, Kerman, Iran</Affiliation>
				<Identifier Source="ORCID">0000-0003-3603-9401</Identifier>
			</Author>
            			<Author>
                				<FirstName>Azadeh</FirstName>
				<LastName>Emrani</LastName>
				<Affiliation>Department of Computer Engineering, Shahid Bahonar University of Kerman, Kerman, Iran</Affiliation>
				<Identifier Source="ORCID">0000-0001-9249-9029</Identifier>
			</Author>
            		</AuthorList>
		<PublicationType>Journal Article</PublicationType>
		<History>
			<PubDate PubStatus="received">
				<Year>2024</Year>
				<Month>02</Month>
				<Day>11</Day>
			</PubDate>
		</History>
		<Abstract>In this paper, variable latency speculative Multiply-Accumulator (MAC) architectures are introduced. The proposed architectures use the idea of integrating the results vectors of multiplier in parallel with the accumulator to create asynchronous data paths design. The proposed variable latency speculative MACs consist of two short and long data paths and a circuit is used to select a suitable path with minimum overhead. In order to investigate variable latency speculative MACs performances, proposed architectures have been synthesized using the Faraday’s 90 nm technology library, for operand lengths 8, 16 and 32 bits. Obtained results show that the proposed MAC architectures provide a variety of trade-offs in the power-delay-area space that outperform the existing designs that use only the integration technique.</Abstract>
		<ObjectList>
            			<Object Type="keyword">
				<Param Name="value">Modified PWM method</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">High frequency switching method</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Area-efficient.</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Integration Technique</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Multiply-Accumulator</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Partial-Product</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Variable Latency Speculative Circuits</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Switched boost inverter</Param>
			</Object>
						<Object Type="keyword">
				<Param Name="value">Pulse width modulation (PWM) Technique</Param>
			</Object>
					</ObjectList>
	</Article>
	</ArticleSet>
